Espressif Systems /ESP32-P4 /SDHOST /CLKDIV

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CLKDIV

Description

Clock divider configuration register

Fields

CLK_DIVIDER0	Clock divider0 value. Clock divisor is 2n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 21 = 2, a value of 0xFF means divided by 2*255 = 510, and so on.
CLK_DIVIDER1	Clock divider1 value. Clock divisor is 2n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 21 = 2, a value of 0xFF means divided by 2*255 = 510, and so on.
CLK_DIVIDER2	Clock divider2 value. Clock divisor is 2n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 21 = 2, a value of 0xFF means divided by 2*255 = 510, and so on.
CLK_DIVIDER3	Clock divider3 value. Clock divisor is 2n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 21 = 2, a value of 0xFF means divided by 2*255 = 510, and so on.

Links

() ()